

SEARCH REQUEST FORM Scientific and Technical Information Center - EIC2800

Rev. 8/27/01

This is an experimental format -- Please give suggestions or comments to Jeff Harrison, CP4-9C18, 306-5429.

Date 5/2/03 Serial # 09/602,395 Priority Application Date 6/22/00
 Your Name Thanhha Pham Examiner # 77023
 AU 2813 Phone 308-2172 Room CP4-4D19
 In what format would you like your results? Paper is the default. PAPER DISK EMAIL

If submitting more than one search, please prioritize in order of need.

The EIC searcher normally will contact you before beginning a prior art search. If you would like to sit with a searcher for an interactive search, please notify one of the searchers.

Where have you searched so far on this case?

Circle: USPT DWPI EPO Abs JPO Abs IBM TDB

Other: _____

What relevant art have you found so far? Please attach pertinent citations or Information Disclosure Statements. 6,436,771

What types of references would you like? Please checkmark:

Primary Refs _____ Nonpatent Literature _____ Other _____
 Secondary Refs _____ Foreign Patents _____
 Teaching Refs _____

What is the topic, such as the **novelty**, motivation, utility, or other specific facets defining the desired **focus** of this search? Please include the concepts, synonyms, keywords, acronyms, registry numbers, definitions, structures, strategies, and anything else that helps to describe the topic. Please attach a copy of the abstract and pertinent claims.

Nitridation & then oxidation surface
with oxide layer & silicon surface
to form different thickness gate oxides

Staff Use Only

Searcher: _____
 Searcher Phone: _____
 Searcher Location: STIC-EIC2800, CP4-9C18
 Date Searcher Picked Up: _____
 Date Completed: _____
 Searcher Prep/Rev Time: _____
 Online Time: _____

Type of Search

Structure (#) _____
 Bibliographic _____
 Litigation _____
 Fulltext _____
 Patent Family _____
 Other _____

Vendors

STN _____
 Dialog _____
 Questel/Orbit _____
 Lexis-Nexis _____
 WWW/Internet _____
 Other _____

(12) United States Patent

Jang et al.

(10) Patent No.: US 6,436,771 B1

(45) Date of Patent: Aug. 20, 2002

(54) METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH MULTIPLE THICKNESS GATE DIELECTRIC LAYERS

(72) Inventors: Syun-Ming Jang; Chen-Hua Yu; Mong-Song Liang, all of Hsin-Chu (TW)

(73) Assignee: Taiwan Semiconductor Manufacturing Company, Hsin-Chu (TW)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No. 09/090,295

(22) Filed: Jul. 12, 2001

(51) Int. Cl. H01L 21/8234

(52) U.S. Cl. 438/275; 438/216; 438/279; 438/286; 438/287; 438/288; 438/591; 438/961

(58) Field of Search 438/197, 216, 438/286, 275, 279, 286, 387, 509, 528, 585, 591, 961

(50) References Cited

U.S. PATENT DOCUMENTS

5,254,489 A 10/1993 Nakato 438/275
5,704,862 A 2/1998 Anil 438/279
5,763,922 A 6/1998 Chau 257/371
5,686,962 A 11/1999 Holloway et al. 438/275
6,048,769 A 9/2000 Chau 438/275
6,093,561 A 7/2000 Trivedi et al. 438/769

6,436,771 B1 * 1/2001 No 438/275

Examiner by examiner

Assistant Examiner—Jack Chen

(74) Attorney, Agent, or Firm—George O. Sailer; Stephen B. Ackerman

(57) ABSTRACT

Process sequences used to simultaneously form a first dielectric gate layer for a first group of MOSFET elements, and a second dielectric gate layer for a second group of MOSFET elements, with the thickness of the first dielectric gate layer different than the thickness of the second gate dielectric layer, has been developed. A first iteration of this invention entails a remote plasma nitridization procedure used to form a thin silicon nitride layer on a bare, first portion of a semiconductor substrate, while simultaneously forming a thin silicon oxynitride layer on the surface of a first silicon dioxide layer, located on second portion of the semiconductor substrate. A thermal oxidation procedure then results in the formation of a thin second silicon dioxide layer, on the first portion of the semiconductor substrate, underlying the thin silicon nitride layer, while the first silicon dioxide layer, underlying the silicon oxynitride component of the composite dielectric layer, only increases slightly in thickness. A second iteration of this invention features the formation of a silicon nitride—first silicon dioxide, composite gate layer, on a first portion of a semiconductor substrate, with the composite gate layer used to mask oxidation during a thermal oxidation procedure used growth to form a second silicon dioxide layer, on a second portion of the semiconductor substrate.

8 Claims, 4 Drawing Sheets

